


Lab. 14

CHARACTERIZATION OF OUTPUT BUFFER

1. Output swing

- Carry out the DC analysis of the class-AB buffer shown in the next slide. Use $20\text{ k}\Omega$ load resistor (R_L).
- Observe the output voltage swing and the output current swing for the input voltage swept from -2.2V to 2.2V .

Schematic



Parameters

MOSFET	L(m)	W(m)	M	AD, AS(m ²)	PD, PS(m)	W/L
M1, M9	2u	14u	8	42p	20u	56
M2, M8	2u	10u	33	30p	16u	165
M3, M4	2u	13u	16	39p	19u	104
M5,M6	2u	10u	3	30p	16u	15
M7a, M7b	2u	10u	1	30p	16u	5
M10	2u	10u	2	30p	16u	10

2. Transient response

- Carry out the step response analysis. Remove 20 k Ω load resistor (RL) and put in the load capacitance of 10pF.
- Observe the output voltage and $SR = dV(\text{out})/d(\text{time})$, and measure the value of slew rate at $V(\text{out}) = 0V$.

Setting of the input pulse

Independent Voltage Source - V3

Functions

- (none)
- PULSE(V1 V2 Tdelay Trise Tfall Ton Period Ncycles)
- SINE(Voffset Vamp Freq Td Theta Phi Ncycles)
- EXP(V1 V2 Td1 Tau1 Td2 Tau2)
- SFFM(Voff Vamp Fcar MDI Fsig)
- PWL(t1 v1 t2 v2...)
- PWL FILE:

Vinitial[V]:
Von[V]:
Tdelay[s]:
Trise[s]:
Tfall[s]:
Ton[s]:
Tperiod[s]:
Ncycles:

Make this information visible on schematic:

DC Value

DC value:

Make this information visible on schematic:

Small signal AC analysis (AC)

AC Amplitude:
AC Phase:

Make this information visible on schematic:

Parasitic Properties

Series Resistance[Ω]:
Parallel Capacitance[F]:

Make this information visible on schematic:

3. Output resistance

- Draw up the schematic to measure the output resistance and run the AC analysis for the frequency range of 1Hz - 50MEGHZ.
 - Output resistance is defined as a small-signal resistance of the output node when the input signal amplitude is zero.
- Plot the output resistance $V(\text{out})/(-I(V3))$ and read out the value at 1kHz.

Schematic

