JapaneseEnglish
Specification of the sample design

Technology

Core voltage1.8V
IO voltage3.3V
Fabrication technologyCMOS 180nm, 5-Metal, available for mixed signal circuits

Architecture

Block Diagram 01

Block Diagram 02

Module NameFunctionImplementation Method
RbiasVariable resistance to control the clock frequencyExternal component
Ring OscillatorCurrent Control OscillatorFull-custom circuit
LED ControllerPulse width modulation and flicker circuitStandard cell
IO BufferLED driver° Open drain, Max.12mA°ňIP provided by the manufacturer
LEDControlled LEDExternal component
RLAdjusting load resistanceExternal component

IO port

IO Pin

Port LabelAttributeFunction
F_CTLAnalog InputFrequency control
WIDTH[3:0]Digital InputBrightness control
RST_BDigital InputReset
OUTDigital OutputLED drive
VDDOPower3.3V Power
VDDPower1.8V Power
VSSPowerGround


[Table of Contents] [Next]


kitagawa@is.t.kanazawa-u.ac.jp

Copyright (C) 2016- Akio Kitagawa, Kanazawa Univ.